Burd

each of 16 pixels, that is, the line pixel corresponding to each coset of modulo 16, are connected to an independent shift/transfer pulse application common lead line. The number of the pixels in each of the successively arranged pixel groups is usually set to 8, 16, etc., but theoretically it may be a natural number between 4 and one half the number of pixels in each column.

In accordance with 37 C.F.R. § 1.121(b)(2)(iii) a separate sheet(s) with the replacement paragraphs, marked up to show all changes relative to the previous version of the paragraphs, is filed herewith.

IN THE CLAIMS:

Please amend the claims as follows:

Replace Alaim 1 with the following:

Silver Silver

(Amended) A solid-state imaging device comprising:

a pixel unit constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time;

5

7

8

9

a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit;

10

11

shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the

pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and

a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit,

the gate electrodes within successive pixel rows belonging to each coset of modulo N, N being a predetermined natural number between 4 and one half the number of pixels in a column, and a minimum number of N corresponding to a periodic unit of gate electrode connections to said connection terminals within said successive pixel rows, the gate electrodes being combined with N gate electrode groups to reduce the number of the connection terminals.

Replace claim 2 with the following:

2. (Amended) A solid-state imaging device comprising:

a pixel unit constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time;

a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit;

shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and

M8 19 1

a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit,

gate control lines within successive pixel rows belonging to each coset of modulo N, N being a predetermined natural number between 4 and one half the number of pixels in a column, and a minimum number of N corresponding to a periodic unit of gate electrode connections to said connection terminals within said successive pixel rows, being combined with each other so as to reduce the number of the connection terminals.

Replace claim 3 with the following:

3. (Amended) A solid-state imaging device comprising:

a pixel unit constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time;

a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit;

shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and

a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit,

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

17

18

the gate electrodes being provided in a predetermined number N, N being a predetermined natural number between 4 and one half the number of pixels in a column, of gate electrode groups such that horizontal line number of the gate electrode groups which are connected to respective common lead lines belong to each same residue class of modulo N, some of the gate electrode groups being commonly connected so that the connection terminals are less in number than N.

Replace claim 4 with the following:

4. (Amended) A solid-state imaging device comprising: a pixel unit constituted by\a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time; \a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit; shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit, the gate electrodes within successive pixel rows belonging to each coset of modulo N, N being a predetermined natural number between 4 and one half the number of pixels in a column, and a minimum number of N

corresponding to a periodic unit of gate electrode connections to said connection terminals within said successive pixel rows, the gate electrodes being combined with N gate electrode groups to reduce the number of the connection terminals,

23

wherein the commonly connected gate electrode groups are always controlled in the same way in each of all predetermined read-out modes including selective pixel read-out modes by selective shift gate driving.

Replace claim 5 with the following:

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

A solid-state imaging device comprising: a 5. (Amended) pixel unit constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time; a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the $\sqrt{\text{ertical transfer unit;}}$ shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit, gate control lines within successive pixel rows belonging to each coset of modulo N, N being a predetermined natural number between 4 and one half the humber of pixels in a column, and a minimum number of W

1 2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

corresponding to a periodic unit of gate electrode connections to said connection terminals within said successive pixel rows, being combined with each other so as to reduce the number of the onnection terminals,

wherein the commonly connected gate electrode groups are always controlled in the same way in each of all predetermined read-out modes including selective pixel read-out modes by selective shift gate driving.

Replace claim 6 with the following:

6. (Amended) A solid tate imaging device comprising: a pixel unit constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for a predetermined period of time; a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit; shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit, the gate electrodes being provided in a predetermined number N, N being a predetermined natural number between 4 and one half the number of pixels in a column, of gate electrode groups such that horizontal line number of the gate electrode groups which are connected to respective

27

7

8

9

10

11

12

13

14

15

16

common lead lines belong to each same residue class of modulo N, some of the gate electrode groups being commonly connected so that the connection terminals are less in number than N,

wherein the commonly connected gate electrode groups are always controlled in the same way in each of all predetermined read-out modes including selective pixel read-out modes by selective shift gate driving.

Please add the following new claim:

1 \10. (New) A solid-state imaging device comprising:

2 \ a pixel unit constituted by a two-dimensional array of

3 pixels for generating charge in correspondence to received

light and accumulating the charge for a predetermined

period of time;

vertical transfer unit;

a vertical transfer unit for vertically transferring charge from the pixels in the pixel unit, a horizontal transfer unit for horizontally transferring charge from the

shift gates each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes for controlling the shift gates; and

a plurality of lead lines and a plurality of connection terminals for connecting the gate electrodes to an external circuit,

the gate electrodes within successive pixel rows belonging to each coset of modulo N, N being a predetermined natural number between a minimum number